A novel QPP interleaver for parallel turbo decoder
نویسندگان
چکیده
Quadratic permutation polynomial (QPP) interleaver is more suitable for parallel turbo decoding due to it is contention-free. However, the parallel address generation of QPP is area-consuming when the parallel degree P is large, and the data shuffle between memory banks and processing elements (PE) introduces large interconnect cost. This paper first evaluates the area and power cost of three typical Parallel Address Generators (PAG) and four typical Data Shuffle Networks (DSN) from academic and industrial area, and then proposes a novel general QPP interleaver with a highly area-efficient PAG and an associated DSN. Our QPP interleaver can support general parallel turbo decoder design. Experimental results show that, for P=64, the area and power cost of the PAG are on average 9.2% and 9.8% of that of the evaluated respectively. Meanwhile, the DSN can also achieve a slight hardware cost reduction, compared with the evaluated works.
منابع مشابه
Novel Parallel Ctc Turbo Decoder Architecture for Lte Systems
This paper describes a novel architecture for parallel turbo decoding used in Long Term Evolution (LTE) systems. The decoding scheme contains only one Quadratic Permutation Polynomial (QPP) interleaver, independently on the parallelization factor. Also, we propose an efficient implementation for the QPP interleaver. The arithmetic properties of the corresponding interleaver equations are exploi...
متن کاملEfficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder
We present an efficient VLSI architecture for 3GPP LTE/LTE-Advance Turbo decoder by utilizing the algebraic-geometric properties of the quadratic permutation polynomial (QPP) interleaver. The highthroughput 3GPP LTE/LTE-Advance Turbo codes require a highly-parallel decoder architecture. Turbo interleaver is known to be the main obstacle to the decoder parallelism due to the collisions it introd...
متن کاملArea Efficient Low Complexity Qpp Interleaver
An Interleaver is a hardware device commonly used in conjunction with error correcting codes to counteract the effect of burst errors. In this project an efficient LTE advanced QPP interleaver is implemented, which can find the interleaved address as per specified standard. It is implemented by using the properties of Quadratic Permutation Polynomial, so the area can be reduced. The QPP interle...
متن کاملBer Analysis of Turbo Code Interleaver
This paper presents a low complexity interleaver design that facilitates high throughput Turbo decoding required for next generation wireless systems. When a parallel decoder structure is considered, interleaver design is the most important issue. In such parallel decoder, the contention problem occurs when more than one extrinsic value references to the same memory block for read or write purp...
متن کاملSimplified Parallel Architecture for LTE-A Turbo Decoder Implemented on FPGA
This paper describes a turbo decoder for 3GPP Long Term Evolution Advanced (LTE-A) standard, using a Max LOG MAP algorithm, implemented on Field Programmable Gate Array (FPGA). Taking advantage of the quadratic permutation polynomial (QPP) interleaver proprieties and considering some FPGA block memory characteristics, a simplified parallel decoding architecture is proposed. It should be used es...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Electronic Express
دوره 10 شماره
صفحات -
تاریخ انتشار 2013